This paper presents a new single phase asymmetrical cascaded Multilevel DC-link inverter. The proposed inverter has two stages. The main stage of the inverter consists of multi similar cells; each cell is a half bridge inverter which consists of two switches and single DC source. All cells are connected in a cascaded manner with fixed neutral. The DC source values are not equal to increase the performance of the inverter. The second circuit is a folded cascaded H-bridge circuit operating at the line frequency. One of the main advantages of this proposed topology is that it is a modular type where it can be extended to higher stages without changing the configuration of the main stage circuit. To validate the proposed topology, two control schemes have been employed, low switching with selective harmonic elimination (SHE) and sinusoidal pulse width modulation (SPWM). The detailed approach of each control scheme and switching pulses have been discussed in details. 150W prototype of the proposed system has been implemented in the laboratory to verify the validity of the proposed topology.
I. INTRODUCTION
Recently multilevel inverters (MLIs) have gained a great concentration and they have become good advances in power electronics due to their advantages over conventional two level inverter. The most important features of MLI topologies are: (a) their high voltage capability and (b) their output voltages are very near to sinusoidal waveform with low total harmonic distortion (THD) which results in a smaller output filter. The most famous and different topologies used in MLIs are; neutral point clamped (NPC) inverters, flying capacitors (FC) inverters, and the cascaded H-bridge (CHB) inverters [1] [2] [3] .
The CHB MLIs are divided into two main groups, (1) symmetric; (2) asymmetric. The symmetric structure of the CHB inverter uses an equal and isolated DC voltage sources for each H-bridge cell. CHB can generate up to 2n + 1 level of the phase voltage depending on the modulation index (MI); where "n" is the number of H-bridge inverters per phase. The CHB DC sources are usually obtained from three-phase or single-phase diode-bridge rectifiers [3, 4, 5, 14] with the help of transformers to provide the electrical isolation. On the other hand, the construction of both symmetrical and asymmetrical cascaded H-bridge inverters is almost similar except that asymmetrical CHB uses unequal and isolated DC voltage sources [6] . The most well known ratios for the DC voltage sources are binary and tertiary which can generate up to 2 (n+1) − 1 and 3 n levels for phase voltages respectively.
There is another type of CHB called multilevel DC-link. The first multilevel DC-link inverter was introduced in 2003 [7] . As listed in [8] - [15] , it can be concluded that multilevel DC-link inverter have gained a great attention in the last decade. They have been implemented for both single phase and three phases, including symmetric and asymmetric topologies. Each arm consists of "n" cells connected in series to generate only positive voltage steps of the arm voltage. The basic cell consists of single DC source and two switches; one of the switches is connected in series with the DC source while the second switch is connected in parallel with the DC source. Thus, the basic cell is similar to the half bridge inverter and it can generate two voltage steps; 0V and the DC source voltage. Single arm of "n" cells can generate up to n+1 steps and 2 steps for symmetric and asymmetric topologies respectively. Therefore asymmetric topologies have more 2Journal of Power Electronics, Vol. ??, No. ?, Month Year advantages than symmetric ones because asymmetric topologies reduce the number of switches and gate drive circuits. Normally the single phase inverter requires an extra full bridge circuit known as folded cascaded or polarity generation circuit [16, 17] . The final output voltage is synthesized by the combination of the input DC voltages of the all series connected units [12, 18] . In this topology has a modular characteristic because all its units are similar and have the same control strategy. Therefore, it is possible to replace or bypass the defective unit without discontinuing the load by modifying the control method [19, 20] .
There are some proposed topologies with a fixed neutral point for their DC sources which have been found in the literature. A single-phase MLI with four input sources is proposed in [21] where it has three DC sources with fixed neutral point. In [16] Najafi and et al. have proposed the so-called "reversing voltage" MLI (RV-MLI) topology which has also fixed neutral point for its dc sources. These proposed topologies can be considered as one feature of the MLDC link inverter because they use two stages; one for voltage level generation and the second for polarity generation. Unfortunately asymmetrical source configuration (binary or tertiary) cannot be implemented for all these proposed systems because it is not possible to synthesize all subtractive and additive combinations of the input voltage levels. This paper proposes a new asymmetrical single phase multilevel topology inverter. It is an extension to the MLDC link inverter topology proposed in [7] but without the need to isolate its DC sources. The paper is organized as follows; section II describes and explains the proposed inverter general block diagram, inverter configuration, and its operating principles. Section III subsequently presents the modulation techniques that can be employed and the generation of switches pulses. Serving as a reference for inverter validity, section IV gives PSIM simulated results accompanied by laboratories measurements. These results are used for verifying the performance of the proposed MLI whose analysis is presented in Section II. Finally, section V summarizes the proposed inverter concepts presented in the paper.
II. PROPOSED NEW TOPOLOGY OPERATING PRINCIPLES
Generally, single phase hybrid multilevel topologies [7] , [16] , [22 -24] generate the output voltage using two cascaded circuits. The first circuit is called level generation circuit and it is responsible for level generating in positive polarity. This circuit normally requires high-frequency switches to generate the required levels, and its switches should have high-switching-frequency capability. The second circuit is called polarity generation circuit (folded cascaded circuit) and it is responsible for generating the polarity of the output voltage. This polarity generation circuit is a simple single phase H-bridge inverter and it is considered as the low-frequency part where it operates at the line frequency. Fig. 1 shows the general structure of the proposed new hybrid single-phase multilevel inverter. It consists of two circuits, the level generation and polarity generation circuits. The proposed topology has two main advantages; (1) high level switch ratio (LSR) [9] because of using unequal DC voltage values resulting in reducing the number of components used; (2) the DC sources are always connected in series (they have common neutral). The general structure of the level generation circuit is shown in Fig. 1 . It consists of "n" cells and each cell has single DC source and two switches. The bottom and top cells are fixed cells with dc source ratio 1:2. The repeated cells in the middle are similar and with equal dc source value three times the bottom dc source value. The ratio of the bottom DC source to the top one is 1:2 while each repeated cell has a DC value three times the bottom cell. The generation circuit has a total number of "N sw " switches and it can generate arm voltage levels "N L " for v pN . The load voltage after the polarity circuit has voltage levels (N LP ). N L and N sw can be evaluated using Equs. (1) and (2) Fig. 2 (b) . It should be noted that the direction of switches SW4 -SW7 must be properly chosen to prevent DC sources short circuits. Therefore the upper two switches 4 and 5 are connected in the opposite direction to the lower two switches 6 and 7 . 
III. MODULATION TECHNIQUES FOR THE PROPOSED MLI
The MLI modulation techniques are divided into two main categories based on the switching frequency used to operate the inverter switches: (a) Low frequency modulation technique, (b) Pulse-width modulation (PWM) techniques. In this paper, both of the two modulation techniques are studied and employed to generate sinusoidal output voltages waveforms as explained in the following subsections:
A. Low frequency modulation technique
The importance of low frequency modulation technique is due to it reduces drastically the switching losses [25, 26] . Therefore it considered and studied in details. The three cells arm inverter shown in Fig. 2 is considered to test the proposed single-phase MLI. The proposed inverter is simulated using a PSIM software package tool. In this method, the selective harmonic elimination (SHE) [3] technique is employed to eliminate the lowest harmonic orders 
The studied case of the proposed topology shown in Fig.  2 has six steps " = 6", therefore by applying the SHE control technique, each step can cancel one harmonic order. Thus harmonic of orders 3, 5, 7, 9, 11, 13 can be cancelled. This can be realized by equating their normalized values calculated from (6) Fig. 3(a) . Six signals are generated for this comparison; they are 0 -5 . These six signals are utilized to generate switches" pulses. The voltages 1 -6 are related to the above six angles 1 -6 as follows: Where is in radian and is the load line frequency (Hz). The triangle carrier has a frequency 2 and amplitude 10 as shown in Fig. 3(a) . The switches" pulses are calculated as (7) Where (+) stands to logic OR and (-) is generated using both exclusive-OR and normal AND gates. Therefore, switching signals in this method are generated in such a way that is similar to PWM without the need to use lookup table which requires storing data and extra memory. Fig. 4 shows the load output voltage for different modulation indexes.
B. PWM modulation technique
This type of modulation technique is done by comparing sinusoidal and triangular waveform signals. The comparison produces the Boolean signals required to generate the switches control pulses. Thus the SPWM technique is applied for the proposed topology. It uses six carrier signals with equal amplitudes (A cr ) but shifted by a DC level equals the carrier amplitude. These six carrier signals are compared with one rectified sinusoidal waveform with peak value (A m ) given by Equ. (8) . The comparison is shown in Fig. 5(a) and the resulted Boolean output produces the main pulse signals cm1 -cm6 shown in Fig. 5(b) . After logical processing on cm1 -cm6, the switches" pulses 1 -7 can be generated as specified in (9 (9) Where (+) and ( • ) stand for logic OR and logic AND respectively. Fig. 6 shows the output voltage waveforms for different modulation indexes. The output voltage levels for this inverter with 3 cells can vary from 3 levels to thirteen levels as shown in Fig. 6 . 
IV. SIMULATION & EXPERIMENTAL RESULTS
The proposed topology has been simulated using PSIM software package tools. A three cells arm (n =3) shown in Fig. 2 (a) has been tested to validate the proposed system. However, the proposed topology can be extended to a n cell. Power supplies with 40, 80, and 120 V are selected to follow the ratio 1:2:3. A 2 kHz switching frequency is used in case of PWM control method. A single phase RL load with 370 resistance, and 0.6H inductor was used.
A small scale single phase inverter, has the same simulation parameters, has been built, tested experimentally and then compared with the simulation results. The inexpensive dspic30F2010 microcontroller has been used to generate the switching signals. The prototype setup of the proposed MLI is shown in Fig. 7 , which includes three DC power supplies, switching devices, measurement tools, the dspic30F2010 controller and the RL load. Figs. 8 (a) and (b), respectively. The peak voltage is 240V and the peak current is approximately 0.5A.
It can be noticed that the harmonic contents start from harmonic 15 th , and this is clear from Figs. 8(c) and (d) which provides the output load voltage harmonic spectrum for both simulation and real time implementation using DSPACE 1007. The THD of load voltage has been found approximately to be 8.27% which meets the recently published results [3] . Fig. 9 shows the experimental results of switches pulses for 1 -7 in addition to the switches of the H-bridge inverter.
Moreover, the performance of the proposed single phase MLI topology has been tested using PWM for MI=0.95. Figs. 10 (a) and (b) shows both simulation and experimental results of the load voltage and load current respectively for the same system parameters. Again the peak voltage is 240V and the peak current  0.5A in both simulation and experimental results. The load voltage THD is shown in Fig. 10 (c) using DSPACE 1007; it can be noticed that harmonics are centered around the switching frequency and its multiples. Fig. 11 shows the switching pulses for 1 -7 switches and switches of the full bridge inverter. There is a good matching between simulation and experimental results.
The proposed 3 cell topology has been simulated using PWM to estimate the THD of the load voltage for a wide range of modulation indexes and the result is plotted in Fig.  12 . The THD is reduced to approximately less than 10% of modulation index near unity. Table 2 compares the suggested system with other designs and control methods for the same number of cells used per arm. The comparison involves the number of switching devices, main power diodes, inverter levels and LSR. It can be seen that the proposed topology has the second highest level/switch (LSR) ratio compared to all the other designs. In addition, the proposed topology has the advantage of fixed neutral point. After calculating the inverter total losses, the efficiency is then can be calculated as follows % = + The losses and efficiency of the proposed MLI are evaluated at about 150 W output power at switching frequency ranging from 1 to 5 kHz. Fig. 13 (a) depicts the total conduction losses of both switches and their freewheeling diodes which represent the dominant losses. Fig.  13(b) shows the total switching losses of both switches and their freewheeling diodes which are very low compared with conduction losses. This is due to two main factors; (1) in MLI, the switching of individual switch or diode is lower than the switching frequency of the whole system; (2) using MOSFET which has an implicit property of the very low rise and fall times during switching. Fig. 13(c) provides the MLI efficiency at the considered light load and it changes slightly as the switching frequency varies. 
VI. CONCLUSION
A new single phase asymmetrical MLI with non-isolated DC sources is proposed in this paper. The proposed inverter is composed of a level generation circuit followed by a folded cascaded H-bridge circuit. The operational principles of the proposed inverter have been explained in details. Low switching and PWM control schemes have been employed successfully. Generation of pulses and their equations have been provided with details of the two control schemes. Up to three cells, the proposed topology has approximately a value of LSR which is close to the existing counterpart systems. In addition, the DC sources have fixed neutral. Analysis, simulation, and experimental results have been provided to validate the proposed system concept. A dspic30F2010 microcontroller is used to implement the control system and generate MLI switches signals. 
